• usp_easy_retunsاسترجاع مجاني وسهل
  • usp_best_dealsأفضل العروض
placeholder
System-On-Chip Test Architectures: Nanometer Design For Testability Hardcover English by Laung-Terng Wang - 24-Jan-08
magnifyZoom

System-On-Chip Test Architectures: Nanometer Design For Testability Hardcover English by Laung-Terng Wang - 24-Jan-08

جنيه496.80
nudge icon
باقي 5 وحدات في المخزون
nudge icon
باقي 5 وحدات في المخزون
noon-marketplace
احصل عليه خلال 21 يوليو
اطلب في غضون 19 ساعة 16 دقيقة

خصم على الدفع

decorative

إدفع 3 اقساط شهرية بقيمة ١٦٥٫٦٠ جنيه.

placeholder
/nbe-emi
نظرة عامة على المنتج

المواصفات

الناشرELSEVIER SCIENCE & TECHNOLOGY
تنسيق الكتابغلاف صلب
العنوان الفرعي للكتابNanometer Design For Testability
عن المؤلفLaung-Terng Wang, Ph.D., is founder, chairman, and chief executive officer of SynTest Technologies, CA. He received his EE Ph.D. degree from Stanford University. A Fellow of the IEEE, he holds 18 U.S. Patents and 12 European Patents, and has co-authored/co-edited two internationally used DFT textbooks- VLSI Test Principles and Architectures (2006) and System-on-Chip Test Architectures (2007).
عدد الصفحات896
رقم الكتاب المعياري الدولي 139780123739735
اللغةالإنجليزية
وصف الكتابModern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed the semiconductor industry to keep pace with the increased performance-capacity demands from consumers. As a result, semiconductor test costs have been growing steadily and typically amount to 40% of today's overall product cost. , , This book is a comprehensive guide to new VLSI Testing and Design-for-Testability techniques that will allow students, researchers, DFT practitioners, and VLSI designers to master quickly System-on-Chip Test architectures, for test debug and diagnosis of digital, memory, and analog/mixed-signal designs.
تاريخ النشر24-Jan-08
مجموع السلة 496.80 جنيه
placeholder
System-On-Chip Test Architectures: Nanometer Design For Testability Hardcover English by Laung-Terng Wang - 24-Jan-08
System-On-Chip Test Architectures: Nanometer Design For Testability Hardcover English by Laung-Terng Wang - 24-Jan-08
جنيه496.80
جنيه 497
الكمية قليل: باقي 5 فقط
0

نحن دائماً جاهزون لمساعدتك

تواصل معنا من خلال أي من قنوات الدعم التالية:

تسوق أينما كنت

App StoreGoogle PlayHuawei App Gallery

تواصل معنا

mastercardvisavaluamexcod