Intel Xeon Phi Coprocessor High Performance Programming Paperback English by James Jeffers - 3 January 2014
Was:
EGP 517.00
Now:
EGP 450.00 Inclusive of VAT
Saving:
EGP 67.00 12% Off
Only 4 left in stock
Get it by 5 Feb
Pay 6 monthly payments of EGP 90.00.
1
Free delivery on Lockers & Pickup Points
Learn more
Enjoy hassle free returns with this offer.
(Original Copy - نسخه أصلية)
Item as Described
90%
Partner Since
5+ Years
Great Recent Rating
Specifications
| Publisher | Elsevier Science & Technology |
| Author | James Jeffers, James Reinders |
| Language | English |
| Book Description | Authors Jim Jeffers and James Reinders spent two years helping educate customers about the prototype and pre-production hardware before Intel introduced the first Intel Xeon Phi coprocessor. They have distilled their own experiences coupled with insights from many expert customers, Intel Field Engineers, Application Engineers and Technical Consulting Engineers, to create this authoritative first book on the essentials of programming for this new architecture and these new products. This book is useful even before you ever touch a system with an Intel Xeon Phi coprocessor. To ensure that your applications run at maximum efficiency, the authors emphasize key techniques for programming any modern parallel computing system whether based on Intel Xeon processors, Intel Xeon Phi coprocessors, or other high performance microprocessors. Applying these techniques will generally increase your program performance on any system, and better prepare you for Intel Xeon Phi coprocessors and the Intel MIC architecture. |
| Editorial Review | "Reinders and Jeffers have written an outstanding book about much more than the Intel (R) Xeon Phi (TM). This is a comprehensive overview of the challenges in realizing the performance potential of advanced architectures, including modern multi-core processors and many-core coprocessors. The authors provide a cogent explanation of the reasons why applications often fall short of theoretical performance, and include steps that application developers can take to bridge the gap. This will be recommended reading for all of my staff." -James A. Ang, Ph.D. Senior Manager, Extreme-scale Computing, Sandia National Laboratories "The authors' consummate knowledge of the architecture shines through in this excellent introduction to the fundamentals of programming for the Intel (R) Xeon Phi (TM) coprocessor." I highly recommend this engaging treatise to programmers interested in effectively utilizing the Intel (R) Xeon Phi (TM) coprocessor." -R. Glenn Brook, Ph.D., Chief Technology Officer, Joint Institute for Computational Sciences, Director, Application Acceleration Center of Excellence, University of Tennessee / Oak Ridge National Laboratory "The authors have provided a very readable, big-picture introduction to programming the Intel Xeon Phi Coprocessor. By chronicling step-by-step optimizations of several computational kernels, software interfaces are illustrated for getting the most out of key architectural features of the Intel Xeon Phi Coprocessor." -James L. Schwarzmeier, Cray Inc, January 2013." "This book belongs on the bookshelf of every HPC professional. Not only does it successfully and accessibly teach us how to use and obtain high performance on the Intel MIC architecture, it is about much more than that. It takes us back to the universal fundamentals of high-performance computing including how to think and reason about the performance of algorithms mapped to modern architectures, and it puts into your hands powerful tools that will be useful for years to come." -Robert J. Harrison, Institute for Advanced Computational Science, Stony Brook University, from the Foreword |
| About the Author | Jim Jeffers was the primary strategic planner and one of the first full-time employees on the program that became Intel (R) MIC. He served as lead SW Engineering Manager on the program and formed and launched the SW development team. As the program evolved, he became the workloads (applications) and SW performance team manager. He has some of the deepest insight into the market, architecture and programming usages of the MIC product line. He has been a developer and development manager for embedded and high performance systems for close to 30 years. James Reinders is a senior engineer who joined Intel Corporation in 1989 and has contributed to projects including the world's first TeraFLOP supercomputer (ASCI Red), as well as compilers and architecture work for a number of Intel processors and parallel systems. James has been a driver behind the development of Intel as a major provider of software development products, and serves as their chief software evangelist. James has published numerous articles, contributed to several books and is widely interviewed on parallelism. James has managed software development groups, customer service and consulting teams, business development and marketing teams. James is sought after to keynote on parallel programming, and is the author/co-author of three books currently in print including Structured Parallel Programming, published by Morgan Kaufmann in 2012. |
| Publication Date | 3 January 2014 |
| Number of Pages | 432 |
Intel Xeon Phi Coprocessor High Performance Programming Paperback English by James Jeffers - 3 January 2014
Added to cart
Cart Total EGP 450.00
