العربية
  • Free & Easy Returns
  • Best Deals
العربية
loader
Wishlist
wishlist
Cart
cart

System-On-Chip Test Architectures: Nanometer Design For Testability Hardcover English by Laung-Terng Wang - 24-Jan-08

Was:
EGP 496.00
Now:
EGP 432.00 Inclusive of VAT
Saving:
EGP 64.00 12% Off
Only 5 left in stock
noon-marketplace
Get it by 4 Feb
Order in 8 h 36 m
Pay 6 monthly payments of EGP 90.00.
emi
Buy now, pay in monthly installments later with select cards.View more details
/cib-noon-credit-card
Delivery 
by noon
Delivery by noon
High Rated
Seller
High Rated Seller
Cash on 
Delivery
Cash on Delivery
Secure
Transaction
Secure Transaction
1
1 Added to cart
Add To Cart
Noon Locker
Free delivery on Lockers & Pickup Points
Learn more
free_returns
Enjoy hassle free returns with this offer.
(Original Copy - نسخه أصلية)
Item as Described
Item as Described
90%
Partner Since

Partner Since

5+ Years
Great Recent Rating
Great Recent Rating
Overview
Specifications
PublisherELSEVIER SCIENCE & TECHNOLOGY
ISBN 139780123739735
AuthorLaung-Terng Wang, Charles E. Stroud, Nur Touba
LanguageEnglish
Book SubtitleNanometer Design For Testability
Book DescriptionModern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed the semiconductor industry to keep pace with the increased performance-capacity demands from consumers. As a result, semiconductor test costs have been growing steadily and typically amount to 40% of today's overall product cost. , , This book is a comprehensive guide to new VLSI Testing and Design-for-Testability techniques that will allow students, researchers, DFT practitioners, and VLSI designers to master quickly System-on-Chip Test architectures, for test debug and diagnosis of digital, memory, and analog/mixed-signal designs.
About the AuthorLaung-Terng Wang, Ph.D., is founder, chairman, and chief executive officer of SynTest Technologies, CA. He received his EE Ph.D. degree from Stanford University. A Fellow of the IEEE, he holds 18 U.S. Patents and 12 European Patents, and has co-authored/co-edited two internationally used DFT textbooks- VLSI Test Principles and Architectures (2006) and System-on-Chip Test Architectures (2007).
Publication Date24-Jan-08
Number of Pages896

System-On-Chip Test Architectures: Nanometer Design For Testability Hardcover English by Laung-Terng Wang - 24-Jan-08

Added to cartatc
Cart Total EGP 432.00
Loading