VHDL: Modeling For Digital Design Synthesis Paperback English by S. Ramamurthy - 2-Apr-14
Was:
EGP 583.00
Now:
EGP 481.65 Inclusive of VAT
Saving:
EGP 101.35 17% Off
Yellow Friday Deal💛
Only 1 left in stock
Get it by 10 Dec
Pay 6 monthly payments of EGP 90.00.
1
Free delivery on Lockers & Pickup Points
Learn more
Enjoy hassle free returns with this offer.
(Original Copy - نسخه أصلية)
Specifications
| Publisher | Medtech |
| ISBN 13 | 9789384007003 |
| ISBN 10 | 9384007005 |
| Book Description | The purpose of VHDL Modeling for Digital Design Synthesis is to introduce VHSIC Hardware Description Language (VHDL) and its use for synthesis. VHDL is a hardware description language which provides a means of specifying a digital system over different levels of abstraction. It supports behaviour specification during the early stages of a design process and structural specification during the later implementation stages. VHDL was originally introduced as a hardware description language that permitted the simulation of digital designs. It is now increasingly used for design specifications that are given as the input to synthesis tools which translate the specifications into netlists from which the physical systems can be built. This book is designed for working professionals as well as for graduate or undergraduate students. Readers can use this book to get acquainted with VHDL and to learn how it can be used in modeling of digital designs |
| Language | English |
| Author | S. Ramamurthy |
| Publication Date | 2-Apr-14 |
| Number of Pages | 376 |
VHDL: Modeling For Digital Design Synthesis Paperback English by S. Ramamurthy - 2-Apr-14
Added to cart
Cart Total EGP 481.65
